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For radio frequency (RF) circuits in modern communication systems, linearity is a crucial consideration for minimizing high order harmonics and inter-modulation, so as to guarantee less distortion between input and output signals.
Transistor transconductance (g m ) contribution is a dominant factor for the non-linearity of RF amplifiers and other circuit elements at high frequency. 1 Unfortunately, g m non-linearity is an inherent property of conventional transistors because of the mobility degradation at high field, as well as bias dependent source/drain (S/D) resistance 2 and channel length modulation effect (CLM). 3 High linearity is even more difficult to achieve at low power supply and room temperature, which are required for portable RF applications.
There are many reports on improving the linearity at the circuit level by integrating and individually addressing discrete devices; [4] [5] [6] however, such scheme requires more resources and larger footprint. Few efforts have been put into improving linearity at the device level. Kaya and Ma reported the approach of double-gate Si metal-oxide-semiconductor field effect transistors (MOSFETs). 7 Recently, Razavieh et al. demonstrated that nanowire (NW) gate-allaround (GAA) MOSFET has the potential to achieve good linearity when operating at the quantum capacitance limit. 8 These two approaches showed promising results; however, the improvements demonstrated thus far are limited in magnitude and range of operating voltage or temperature, as well as technical difficulties in realizing the full potential of these mechanisms. It is of great interests to find alternative methods to achieve high linearity using NW GAA MOSFETs, not only for their excellent digital performance 9 but also for the potential in superior analog/RF scalability. 10 In this letter, we first provide our physical understanding of linearity in NW GAA MOSFETs. Then, we present a MOSFET device architecture that employs vertically stacked III-V NWs with tunable size and doping levels as the high mobility channel. Specifically, we use GaAs here to take advantage of its high electron mobility property. Through modeling and 3D numerical simulation, we demonstrate that by properly adjusting the doping and dimension of the stacked NWs individually, significant improvement in linearity, characterized by high IP3 at maximum transconductance point g m, max , can be achieved, even for low power supply operation at room temperature. Finally, we discuss other metrics for high frequency RF/Analog performance of this device architecture. Figure 1 schematically depicts the proposed vertically stacked NW GAA MOSFET architecture, but we will analyze the g m linearity of a single NW channel device. We adopt a charge based long channel model for g m analysis, 11 which is valid for NW GAA MOSFETs operating at low electric field. As gate bias V gs increases above threshold voltage (V th ) and below V gs À V th < V ds (drain bias), the transconductance of the device can be expressed by
and when V ds ¼ V gs À V th , g m reaches its peak value where l eff is the effective mobility, R is the NW radius, L eff is the effective gate length which varies with CLM, C ox is the gate oxide capacitance per unit area, and V ds is specified as the drain-to-source bias which excludes the voltage drop across the S/D resistance. When V gs À V th exceeds V ds , both l eff and V ds are reduced due to high field related mobility degradation and the impact of S/D resistance, respectively. Therefore, g m, which has the same expression as Eq. (2), is significantly reduced at V gs beyond g m,max .
3D numerical simulation is performed using the device simulation package synopsys TCAD SENTAURUS, employing the hydrodynamic model to incorporate non-stationary transport effects. 12 A density-gradient equation is adopted to account for the first order quantum mechanical correction. 13 The channel and S/D region material used in this design is GaAs.
As an example, we assume that the NW is uniformly pdoped at low level (5e14 cm À3 ) with a relatively large diameter (D nw ¼ 30 nm). The doping level in the S/D regions is high (n þ , 1e19 cm
À3
) and the S/D extension is lower (n, 2e18 cm
). The intrinsic doping-related S/D resistance is assumed to be 2 kX. The NW is surrounded by 10 nm Al 2 O 3 as the high-k gate dielectric and a gate metal with mid-gap workfunction of 4.5 eV (e.g., WN). A moderate value of interface charge density 5e11 cm À2 eV À1 is assumed at the GaAs/Al 2 O 3 interface based on published experimental data.
14 All parameters and conditions used for the simulations are for room temperature operation.
Figs. 2(a) and 2(b) show the simulated g m vs V gs curves as a function of nominal gate length L g and drain bias V ds , respectively. As L g scales down from 800 to 100 nm, the g m linearity becomes worse ( Fig. 2(a) ). This can be attributed to larger contribution of S/D resistance as well as more severe mobility degradation for devices of smaller L g . In Fig. 2(b) , it is shown that the linearity improves when V ds increases from 0.1 to 0.6 V. This can be attributed to the counteraction between L eff , l eff , and V gs À V th . An incremental g m is expected when V gs À V th < V ds because g m should increase with V gs as seen in Eq. (1). However, L eff increases more significantly due to CLM and l eff drops as V ds increases. As a result, higher V ds corresponds to a flatter g m vs. V gs curve. Therefore, as can be seen from Fig. 2 , it is more challenging for NW GAA MOSFET of short channel to achieve good linearity at low V ds .
Based on the analysis of single NW channel in Fig. 2 , if several NW channels with different g m vs. V gs profiles, either descending or ascending within a certain range of V gs bias, can be superimposed, it is possible to obtain a near constant total g m for the NW group, thus overall better linearity. The profile of g m vs. V gs curve can be tuned by changing the NW diameter and doping concentration. Hence, we propose a vertically stacked NW GAA MOSFETs structure similar to Ref. 15 except that the stacked NW 1, 2, and 3 possess different diameters and doping concentrations, as illustrated in Figs. 1(a) and 1(b) . The structure can be realized experimentally by growing the epitaxially stacked lattice-matched (e.g., GaAs/AlGaAs) or strained (e.g., InGaAs/AlGaAs) layers with different thickness and doping concentrations on top of a semi-insulating substrate, either by metalorganic vapor phase deposition (MOCVD) or molecular beam epitaxy (MBE), followed by selective etching of the sacrificial (e.g., AlGaAs) layers to form GAA structure as in Ref. 16 .
From Eq. (1), the rising slope of g m verse V gs in the saturation region is 2plRC ox =L ef f . V th determines the position of g m,max and can be readily tuned by the NW doping concentration N (cm À3 ), while it only decreases slightly with the increase of NW radius R.
We assign NW3 to be the NW with a large radius and low p type doping concentration. Thus, the NW3 channel has the lowest V th and largest g m,max , and it dominants the device performance when V gs is low. Then on top of NW3, we stack NW1 and NW2 with smaller radii and heavier p type doping concentration N 1 and N 2 . Therefore, these two NW channels should have relatively higher V th and smaller g m,max . The ideal situation is that the descending profile of g m,R3 exactly compensates the rising slope of g m,R1 and g m,R2 throughout a wide range of V gs .
Through numerical iterations, a 3-stack NW structure with N 3 (p-type, 5e15) < N 2 (p-type, 3.2e18) < N 1 (p-type, 5.8e18) and R 3 (20 nm) > R 2 (15 nm) > R 1 (8 nm) has been chosen to illustrate the methodology of the design. This representative set of parameters can keep g m of NW1 and NW2 rise at the right V gs range to compensate the descending g m of NW3.
However, the rising slope of the g m -V gs curve is tied with the magnitude of g m,max as shown in Eq. (2). The magnitude of g m,max for smaller NWs needs to be further increased in order to effectively increase the overall g m flatness. The local potential V ds near the top surface is larger because of less voltage drop across S/D resistance, so NW1, NW2, and NW3 have to be placed from top to bottom in sequence. A spacing of 40 nm between the adjacent NWs is used for the simulation. We further adopt different S/D extension doping concentration (N ext1 (n-type, 1e18) > N ext2 (n-type, 8e17) > N ext3 (n-type, 5e17)) in the stack. These two design considerations lead to a larger effective V ds for NW Table I summarizes one set of design parameters for the vertically stacked GaAs NW FET. Note that the design parameters are a function of material related data, i.e., high-field dependent mobility degradation and S/D parasitic resistance. These carefully designed parameters give rise to significantly improved linearity, i.e., g m is nearly independent of V gs over the range of 0.4-0.8 V, as shown in Fig. 3 .
The significant improvement in linearity is also supported by the figure of merit for linearity, the third order intercept point (IP3), which is defined as follows:
where R s is the source resistance, g m1 is the transconducatance, and g m3 is its 2nd derivative. Fig. 4 shows the calculated IP3 of the optimized vertically stacked NW GAA MOSFET compared with the individual NW cases. To reduce differentiation noise, we used cubic-spline interpolation and performed polynomial regression at 7th-9th degree. This approach generally produces smoother IP3 curves as a function of gate bias. It can be seen that IP3 is improved from À8.86 dbm (the best single wire, NW3) to À1.5 dbm (stack) at the corresponding g m,max , which is an improvement of $7.36 dbm. This result represents significant advancement compared with previous efforts for device level linearity improvements both in magnitude and operating voltage range. 7, 8 It is worth noting that the improvement in linearity for the stack is bias dependent, as is the case for single NW device. One set of specific device design parameters (diameter and doping) corresponds to an optimized linearity for one specific bias range. Since the worst linearity problem is at low bias condition, our stack design example for linearity improvement was specifically optimized for low power application at V ds of 0.3 V. Furthermore, as can be seen from the transfer curves shown in Fig. 5 for different gate lengths (100-600 nm), the channel length dependence of g m linearity for stacked design is much weaker, compared to the single NW case (Fig. 2(a) ). This indicates that the superposition effect of multistacked NWs for linearity improvement is valid no matter how large S/D resistance is relative to channel resistance.
For digital circuits, this stacked NW design is expected to have excellent digital performance because of the GAA structure and higher driving current density due to the stacked integration. 15 In addition, we have compared the high frequency RF performance of the NW stack vs individual NWs, using a two-port network configuration with parasitic capacitances and intrinsic resistances included in the simulation. The cut off frequency f T was extracted by unity current gain (jY 21 / Y 11 j ¼ 1 in Y-parameter matrix). The maximum oscillation frequency f max was extracted by the unity mason's unilateral gain. 17 The simulation results reveal that the high frequency metrics are dominated by the largest diameter NW3 as expected because it has the largest g m , and the stack only shows slight improvement. f T and f max start to increase sharply after V gs is higher than 0.2 V. f T of 11 GHZ and f max of 140 GHZ are achieved at a low supply voltage V dd of 0.3 V. All of these result indicate that the vertically stacked NW GAA MOSFET design yields a good compromise between intrinsic gain g m /g d , power efficiency g m /I d , and bandwidth f T for low power consumption.
In summary, we have analyzed the linearity issues in NW GAA MOSFETs and presented a design of vertically stacked individually tuned NW GAA MOSFETs that can achieve excellent linearity at low bias. For a representative design, IP3 at g m,max reaches as high as À1.5 dbm at room temperature, with excellent high frequency RF/Analog performance. Our design offers a good solution for ultrahigh RF linearity performance and ultra-low power consumption portable system-on-chip applications. The design is experimentally feasible. The methodology should be applicable to all multi-stack NW GAA MOSFETs with different materials choice.
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